

Compal Confidential

Model Name : A4DBH  
File Name : LA-B731P  
BOM P/N:43

ZZZ1  
LA-B731P  
DAAD008X000  
DA2@

ZZZ2  
LS-A131P  
DA4001PG010  
DA2@

ZZZ3  
LS-B733P  
DA60018L000  
DA2@

ZZZ4  
LS-A133P  
DA600101010  
DA2@

ZZZ5  
LS-A134P  
DA4001PH010  
DA2@

ZZZ6  
LS-B734P  
DA6001B8000  
DA2@

ZZZ7  
HDMI LOGO  
RC0000003HM  
HDMI@

ZZZ8  
LS-B732P  
DA4001YF00S  
DA2@


ZZZZ1  
PCB  
DAZ18000300  
DAZ@

Compal Confidential

A4DBH M/B Schematics Document  
Broadwell ULT Processor + LP PCH+Nvidia N15S-GT

2014-09-25  
Rev : 0 . 4

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/02/14	Deciphered Date	2015/02/14	Title	Cover Page
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number LA-B731P	Rev 0.1
				Date: Thursday, September 25, 2014	Sheet 1 of 56



Voltage Rails

Power Plane	Description	S0	S3	S4	S5	S3	S4	S5
+RTCVCC	RTC power	ON	ON	ON	ON	ON	ON	ON
VIN	Adapter power supply (19V)	N/A	ON	ON	ON	OFF	OFF	OFF
BATT+	Battery power supply (9V or 19V)	N/A	N/A	N/A	N/A	ON	ON	ON
B+	AC or battery power rail for power circuit.	ON	ON	ON	ON	ON	ON	ON
+CPU_CORE	Core voltage for CPU	ON	OFF	OFF	OFF	OFF	OFF	OFF
+VGA_CORE	Core voltage for GPU	ON**	OFF	OFF	OFF	OFF	OFF	OFF
+5VALW	+5VALWP to +5VALW power rail	ON	ON	ON	ON	ON	ON	ON
+3VALW	+3VALW always on power rail	ON	ON	ON	ON	ON	ON	ON
+3VALW_PCH	+3VALW to +3VALW_PCH power rail for PCH	ON	ON	ON	ON	ON	ON	ON
+3VM	+3VALW to +3VM power rail for PCH	ON	ON*	ON*	ON*	ON*	ON*	ON*
+1.05VM	+1.05VS_VTT to +1.05VM switched power rail for CPU & PCH	ON	ON*	ON*	ON*	ON*	ON*	ON*
+1.05VS_VTT	+1.05VSP to +1.05VS_VTT switched power rail for CPU & PCH	ON	OFF	OFF	OFF	OFF	OFF	OFF
+1.5VS	+1.5VSP to +1.5VS switched power rail	ON	OFF	OFF	OFF	OFF	OFF	OFF
+1.35V	+1.35VP to +1.35V switched power rail for DDR terminator	ON	ON	OFF	OFF	ON	OFF	OFF
+0.675VS	+0.675VSP to +0.675VS switched power rail for DDR terminator	ON	OFF	OFF	OFF	OFF	OFF	OFF
+3VS	+3VALW to +3VS power rail	ON	OFF	OFF	OFF	OFF	OFF	OFF
+5VS	+5VALW to +5VS switched power rail	ON	OFF	OFF	OFF	OFF	OFF	OFF
+3VS_VGA_AON	+3VS to +3VS_VGA_AON power rail	ON**	OFF	OFF	OFF	OFF	OFF	OFF
+3VS_VGA_MAIN	+3VS to +3VS_VGA_MAIN power rail	ON**	OFF	OFF	OFF	OFF	OFF	OFF
+1.5VSDGPU	B+ to +1.5VSDGPU switched power rail for GPU	ON**	OFF	OFF	OFF	OFF	OFF	OFF
+1.05V_VGA	+1.05VS_VTT to +1.5VS_VGA switched power rail for GPU	ON**	OFF	OFF	OFF	OFF	OFF	OFF
+3V_LAN	LAN CHIP POWER RAIL	ON*	ON*	ON*	OFF	OFF	OFF	OFF
+3VS_WLAN	WLAN MODULE POWER RAIL	ON*	ON*	ON*	OFF	OFF	OFF	OFF
+USB3_VCCA	USB Charger PORT0 & PORT9 POWER POWER RAIL	ON	ON	ON	ON	ON*	ON*	ON*

Note : ON\* WILL DEPEND ON SLP\_A# TO TURN ON OR OFF(ME FIRMWARE CONTROL)

Note : ON\* WILL DEPEND ON BATTERY CAPACITY TO TURN ON OR OFF

Note : ON\*\* Depend on Optimus ON/OFF.

Note : ON\* Depend on LAN wake SPEC

EC SM Bus1 address

Device	Address
Smart Battery charger IC	0001_011X b
GPU	0001_001X b 1001_111X b

On Board Thermal Sensor(CPU)

PCH

PCH SM Bus address

Device	Address
ChannelA DIMM0	A0 1010_000Xb
ChannelB DIMM0	A4 1010_010Xb
G-sensor	0011_000Xb

PCH SM Bus0 address

Device	Address
LAN NFC	1100_100xb 0010_100xb

CPU BOM Config

RAM BOM Config

HYNIX	256*16	SA00005AV50(H5TC4G63AFR-PBA)	X76SHYNIX0@
ELPDA	256*16	SA00005HT80(EDJ4216EFBG-GNL-F FBGA)	X76SELP0@

GPU BOM Config

N15S-GT	SA00007GJ00 (S IC N15S-GT-S-A2 BGA 595P GPU)
---------	--

VRAM BOM Config

HYNIX	256*16	SA00006E800(H5TC4G63AFR-11C FBGA 96P)	X76VHYNIX0@
SAMSUNG	256*16	SA000076P00(K4W4G1646D-BC1A FBGA 96P)	X76VSAM0@

STATE	SIGNAL	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	ON	ON	ON	ON
S0 (Power On Suspend)		HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	ON	OFF	OFF	OFF

Board ID / SKU ID Table for AD channel

+3VALW_EC	3.3V +/- 5%
Ra	100K +/- 5%

Board ID	Rb	V min	V typ	V max	EC AD
0	0		0.000V	0.300V	0x00 - 0x0B
1	12K +/- 1%	0.347V	0.354V	0.360V	0x0C - 0x1C
2	15K +/- 1%	0.423V	0.430V	0.438V	0x1D - 0x26
3	20K +/- 1%	0.541V	0.550V	0.559V	0x27 - 0x30
4	27K +/- 1%	0.691V	0.702V	0.713V	0x31 - 0x3B

USB Port Table

USB 2.0	Port	USB Port
EHCI	0	USB Port 3.0 (I/O board)
	1	USB port 3.0 (Left side)
	2	DOCK USB3.0
	3	USB Port 3.0 (I/O board)
	4	Camera
	5	Mini Card(3G)
	6	Mini Card(WLAN+BT)
	7	Finger Print

USB 3.0	Port
XHCI	1 USB Port 3.0 (I/O board)
	2 USB3 (Left side)

PCIe Table

Port	PCI Express Port
1	USB 3.0 DOCK
2	USB 3.0 (I/O board)
3	LAN
4	WLAN
5-L0	VGA
5-L1	
5-L2	
5-L3	
6-L0	CardReader




BOARD ID Table

Board ID	PCB Revision
0	0.1
1	0.2
2	
3	
4	
5	
6	
7	


BTO Option Table


BTO Item	BOM Structure
Unpop	@
Connector	CONN@
UMA Only	UMA@
DISCRETE	VGA@
DRAM ELPIDA	X76SELP0@
DRAM HYNIX	X76SHYNIX0@
NFC Function	NFC@
3G Function	3G@
VPRO Function	VPRO@
NO VPRO Function	NOVPRO@
EMI SOLUTION	EMI@
UMA Part Count	PC@
SATA RE-DRIVER	SD@
ESD SOLUTION	ESD@
VRAM HYNIX	X76VHYNIX0@
VRAM SAMSUNG	X76VSAM0@
EC 9012	9012@
EC 9022	9022@
GC6 Function	GC6@
No GC6 Function	NOGC6@
TI re-driver	X76TI@
Parade re-driver	X76PAR@

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2014/02/14	Deciphered Date	2015/02/14	Title	Notes List	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number	Rev 1A
				Date:	Friday, September 19, 2014	Sheet 3 of 56




Security Classification	Compal Secret Data			<b>Compal Electronics, Inc.</b> <b>HSW MCP(1/11) DDI,MSIC,XDP</b>		
Issued Date	2014/02/14	Deciphered Date	2015/02/14	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	<b>LA-B731P</b>	1.0
				Date:	Thursday, September 25, 2014	Sheet 4 of 56






ME Debug (internal pull-down)  
1: Disable Flash Descriptor Security (override)




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2014/02/14	Deciphered Date	2015/02/14	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Document Number		Rev	
Date:		Wednesday, September 17, 2014		1A	
Sheet		6		of 56	



























## SVID ALERT




## SVID DATA







+1.35V : 470UF/2V/7343 \* 2  
10UF/6.3V/0603 \* 6  
2.2UF/6.3V/0402 \* 4


Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2014/02/14		Deciphered Date		2015/02/14		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						HSW MCP(8/11) Power					
						Size Custom		Document Number		Rev	
						LA-B731P				1A	
						Date:		Wednesday, September 17, 2014		Sheet 11 of 56	








### CFG Straps for Processor



Physical Debug Enable (DFX Privacy)	
CFG3	1: DISABLED 0: ENABLED; SET DFX ENABLED BIT IN DEBUG INTERFACE MSR




Display Port Presence Strap	
CFG4	1 : Disabled; No Physical Display Port attached to Embedded Display Port 0 : Enabled; An external Display Port device is connected to the Embedded Display Port



















Security Classification		Compal Secret Data			
Issued Date	2014/02/14	Deciphered Date	2015/02/14	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-B731P	0.1
				Date: Wednesday, September 17, 2014	Sheet 21 of 56







Memory Partition A - Lower 32 bits [31..0]

Table 6-3 lists the Mode D command mapping and Table 6-4 on page 91 lists Mode E.



Table 6-3. Mode D Command Mapping

N15x DDR3 Mode D	Data Bits [31:0]	Data Bits [63:32]
FbxCMD0	CS0*	
FbxCMD1		
FbxCMD2	ODT	
FbxCMD3	CKE	
FbxCMD4	A14	A14
FbxCMD5	RST	RST
FbxCMD6	A9	A9
FbxCMD7	A7	A7
FbxCMD8	A2	A2
FbxCMD9	A0	A0
FbxCMD10	A4	A4
FbxCMD11	A1	A1
FbxCMD12	BA0	BA0
FbxCMD13	WE*	WE*
FbxCMD14	A15	A15
FbxCMD15	CAS*	CAS*

N15x DDR3 Mode D	Data Bits [31:0]	Data Bits [63:32]
FbxCMD16	CS0*	
FbxCMD17		
FbxCMD18	ODT	
FbxCMD19	CKE	
FbxCMD20	A13	A13
FbxCMD21	A8	A8
FbxCMD22	A6	A6
FbxCMD23	A11	A11
FbxCMD24	A5	A5
FbxCMD25	A3	A3
FbxCMD26	BA2	BA2
FbxCMD27	BA1	BA1
FbxCMD28	A12	A12
FbxCMD29	A10	A10
FbxCMD30	RAS*	RAS*
FbxCMD31		
FbxCMD32		
FbxCMD33 <sup>1</sup>		
FbxCMD34	DBG0 <sup>2</sup>	
FbxCMD35	DBG1 <sup>2</sup>	

Notes:  
1. Not available in GB2B-64 package.  
2. GPU debug pins; not connected to DRAM. See section 6.1.11




6.1.3 DDR3 Frame Buffer Command Mapping

N15x GPUs have generic FbxCMD[35:0] pins that connect to the memory command/address pins. To optimize the layout for different memory types and packages, the GPUs support different mapping modes (Table 6-2). Choosing the best command mapping will help simplify layout and allow you to reduce layer count and/or area.



Table 6-2. Support Command Mapping by GPU Package

Packages	Supported CMD Mapping for DDR3	Benefits
GB2B-64 GB4B-128	D	Mode D is optimized for H15x using DDR3 memory in the DGA90 package and is supported for single rank designs. Using this mode will allow routing in four signal layers. This compact layout offers a high level of symmetry allowing higher speeds without requiring termination.
GB2B-64 GB4B-128	E	Mode E is optimized for DDR3 dual rank designs.

Note: \*Not including two additional layers for power planes.









**Memory Partition A - Upper 32 bits [64..32]**




Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b>								
Issued Date		2014/02/14		Deciphered Date		2015/02/14		Title	<b>VRAM DDR3 A Upper</b>			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								Size	Document Number	Rev 0.1		
								C	<b>LA-B731P</b>			
								Date:				

## LCD POWER CIRCUIT




## Camera




(EMI request)

## eDP PANEL Conn.




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/02/14	Deciphered Date	2015/02/14	Title	eDP CONN.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	1A
				Document Number	LA-B731P
				Date	Wednesday, September 17, 2014
				Sheet	25 of 56

DP to VGA-IT6513




# CRT Connector



CRB1.0 use 47ohm@100Mhz Bead




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/02/14	Deciphered Date	2015/02/14	Title	CRT CONN.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-B731P
				Date	Wednesday, September 17, 2014
				Sheet	27 of 56
				Rev	1A



## HDD Board Conn



## APS G-Sensor




LIS3DH  
SA0 ->0, Address is 0011 000 (0x30h)  
SA0 ->1, Address is 0011 001 (0x32h)

Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2014/02/14		Deciphered Date		2015/02/14		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						HDD & G-Sensor					
						Size		Document Number		Rev	
						Custom		LA-B731P		1A	
						Date:		Wednesday, September 24, 2014		Sheet 29 of 56	







NOTE: LANWAKE\_N must be connected to PCH's GPIO27.



NOTE: LAN\_DISABLE\_N must be connected to PCH's GPIO12/LAN\_PHY\_PWR\_CTRL. This GPIO12 pin must be set as "LAN\_PHY\_PC" function through FITC tool.

Connect RBIAS through a 3.01 kΩ 1% pull-down resistor to ground and then place it no more than one half inch (0.5") away from the PHY.

\*IMPORTANT NOTE: LAN\_PWR\_EN Controls PHY Power

NOTE: Total requirement Cout>=20uF. ESR<50mohm. LAYOUT NOTE: Place LL1, CL7, CL8, CL9, and close to PHY


PD	SEL	Function
L	L	Ax to Bx; LEDAx to LEDBx
L	H	Ax to Cx; LEDAx to LEDCx
H	X	Hi-Z



NOTE: Default SMBus Address is 0xC8

#### SMBUS PULL-UP OPTIONS

SMBUS SPEED	RL15 & RL16
1MHz(Default setting)	499ohm
100KHz/400KHz	2.2Kohm





#### LAN Switch

To Docking. SEL:Low

To RJ45 conn SEL:High

# LAN Connector






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/02/14	Deciphered Date	2015/02/14	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LAN Magnetic & RJ45	
Size	Custom	Document Number	LA-B731P	Rev	1A
Date:	Wednesday, September 17, 2014	Sheet	32	of	56




Security Classification	Compal Secret Data		Title	
Issued Date	2014/02/14	Deciphered Date	2015/02/14	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Size	Rev
			C	0.1
			Date:	Wednesday, September 17, 2014
			Sheet	34 of 56

## NGFF(Wireless LAN & BT)








## IO Board Conn(For FFC,FPC)



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/02/14	Deciphered Date	2015/02/14	Title	USB3.0 & SSD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-B731P
				Date	Wednesday, September 17, 2014
				Sheet	36 of 56









Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/02/14	Deciphered Date	2015/02/14	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF HEADQUARTERS OR ANY OTHER DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-B731P	1A
				Date: Wednesday, September 17, 2014	Sheet 38 of 56


TPM




KB Conn.




KB Backlight Conn




ON/OFF BTN




Lid Switch/B (Hall Effect Switch)




TP Conn.




CardReader Board




FP Board




Function Board




FAN Conn




WIFI Stand off









3G Stand off



SSD Stand off




FAN Stand off





Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2014/02/14	Deciphered Date	2015/02/14	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-B731P	1A
				Date:	Wednesday, September 17, 2014	Sheet 40 of 56


### +3VALW to +3VM for Intel AMT




### +3VALW to +3VS +5VALW to +5VS



### +3VS to +3VSDGPU\_AON for GPU



### +1.05VS\_VTT to +1.05VSDGPU



### +3VS to +3VSDGPU\_MAIN for GC6-2.0







Figure 18-7. Optimus Entry/Exit Timing Diagram

Table 18-1. Optimus Timing Parameters

Symbol	Description	Min	Max	Units
T0	PEX_RST# assertion to GPU_PWR_EN=0	>0	5	ms
T1	All GPU power rail up and stable to PEX_RST# de-assertion	0.1	5	ms




Notes: - All 3.3V includes all rails powered at 3.3V  
- PEX\_VDD 1.05V includes all rails that are shared

Figure 3-6. Example of Power-up Sequencing Order

#### Note:



- The ramp time for any rail must be more than 40 μs and is recommended to be less than 2ms.

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2014/02/14	Deciphered Date	2015/02/14	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DC Interface	
Size	C	Document Number	LA-B731P	Rev	1A
Date:	Wednesday, September 24, 2014	Sheet	41	of	56




BOM Config

DDR3L	UMA	EMI@
	DIS	EMI@/VGA@/VGAEMI@



2014/9/17  
DIS: RTC at FAN



UMA: RTC at Docking


Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2012/06/19	Deciphered Date	2012/07/31	Title DCIN	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Rev 0.1
Size Custom	Document Number V4DA2 LAI131P Schematic	Date Wednesday, September 17, 2014	Sheet 42	of 55	






# Protection for reverse input

max Power loss 0.22W for 90W;0.12W for 65W system  
CSR rating: 1W  
VACP-VACN spec < 80.64mV



Need check the SOA for inrush



change PQ301 AON6414AL to MDU1512  
change PQ303 AON6414AL to AON7506  
change PQ304 AON6414AL to AON7506  
change PQ306 AON7408L to AON7406L  
20140702

change PC302 0.1u to 0.01u  
20140715

change PC302 00.1u to 0.1u  
20140804

## Module model information

BQ24735A\_V1.mdd

BQ24735A\_V2.mdd

## Vin Detector

	Min.	Typ	Max.
L-->H	17.16V	17.63V	18.12V
H-->L	16.76V	17.22V	17.70V

$$VILIM = 20 * ILIM * Rsr$$

$$ILIM = 3.3 * 100 / (100 + 107) / 20 / 0.02$$

$$= 3.986 A$$

2014/03/24 update PL301 chang  
Common part SH00000YG00

Isat: 4A  
DCR: 2.7mohm

VF = 0.5V

VF = 0.37V

Rds(on) = 30mohm max  
Vgs = 20V  
Vds = 30V  
ID = 7A (Ta=70C)

Support max charge 3.5A  
Power loss: 0.245W  
CSR rating: 1W  
VSRP-VSRN spec < 81.28mV

2014/03/24 update PL302 chang  
Common part SH00000YD00

PL302

PL302

PL302

PL302

PL302

PL302

PL302

PL302

PL302

PL302

PL302

PL302

PL302

PL302

PL302

PL302

PL302

PL302

PL302

PL302

PL302

PL302

PL302

PL302

PL302

PL302

PL302

PL302

PL302

PL302

PL302

PL302

PL302

PL302

PL302

PL302

PL302

PL302

PL302

PL302

PL302

PL302

PL302

PL302

PL302

PL302

PL302

PL302

PL302

PL302

PL302


PL302

PL302

Security Classification	Compal Secret Data	Title	CHARGER
Issued Date	2012/06/19	Deciphered Date	2012/07/31
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Size	Document Number	Rev	0.1
Custom	Z4DBH M/B LA-B731P Schematic	Date	Wednesday, September 17, 2014
Sheet	44	of	55

# Module model information

SY8208B\_V1.mdd




# Module model information

SY8208C\_V1.mdd

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/06/19	Deciphered Date	2012/07/31	Title	3VALW/5VALW
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAI DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	V4DA2 LAA13IP Schematic
				Date	Wednesday, September 17, 2014
				Sheet	45 of 55




EN pin don't floating  
If have pull down resistor at HW side, pls delete PR2



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/06/19	Deciphered Date	2012/07/31	Title	1.05VSP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	V4DA2 LAA131P Schematic
				Date:	Wednesday, September 17, 2014
				Sheet	47 of 55
				Rev	0.1

TPS51212\_V1.mdd for Single layer  
TPS51212\_V2.mdd for Dual layer

VGA\_EMI@ PL701  
HCB2012KF-121T50\_0805



Pin 7 BYP is for CS.  
Common NB can delete +3VALW and PC15


$$\begin{aligned} V_{FB} &= 0.6V \\ V_{out} &= 0.6V * (1 + R_{up}/R_{down}) \\ V_{out} &= 1.522V \end{aligned}$$

Switching Frequency: 290kHz  
Imax=8A  
OCP~10.5A  
OVP: 120%~130%  
VFB=0.704V, Vout=1.207V

Switching Frequency: 290kHz  
 $I_{max}=5.4A$   
 $I_{peak}=6.5A$   
 $I_{ocp}=7.8A$   
 OVP: 120%~130%  
 $V_{FB}=0.704V$ ,  $V_{out}=1.055V$

MOSFET: 3x3 DFN  
H/S Rds (on): 27mohm (Typ), 34mohm (Max)  
L/S Rds (on): 22mohm (Typ), 13.5mohm (Max)  
  
Choke: 7x7x3  
Rdc=15.5mohm +/-15%  
  
Switching Frequency: 290kHz  
Ipeak=10A  
Delta I = 2.16A  
Iocp=12.14~16.67A  
OVP: 120%~130%  
VFB=0.704V, Vout=1.51V

Vout	PR1007	PR1008	PR1003
+1.5V	11.5k	10k	
+1.35V	9.31k	10k	
+1.2V	7.15K	10k	105K
+1.05V	4.99k	10k	93.1k


$$V_{out} = 0.8V * (1 + R_{up}/R_{down})$$
$$V_{out} = 1.508$$

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2012/06/19	Deciphered Date	2012/07/31	Title	1.5VSDGPUP/1.5VS	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Z4DBH M/B LA-8731P Schematic	
				Date:	Wednesday, September 17, 2014	Sheet 48 of 55

Module model information:  
ISL95813 (for 15W & 28W CPU)


Base on BDW PDDG Rev\_0\_73

Location	15W	28W	Note
	TDC 14A	TDC 19A	
	MAX 32A	MAX 40A	
	OCF 38.4A	OCF 48A	
	Loadline=-2.0mv/A	Loadline=-2.0mv/A	
PR850	392 Ohm	499Ohm	OCF
PR839	1.27kOhm	1.58kOhm	Droop
PC828	0.033uF	0.022uF	RC Match
PR845	90.9kOhm	113kOhm	PROG1
PC834	0.1uF ( 0402 )	0.1uF ( 0402 )	RC Filter


H-side MOS: MDV1525URH  
Rds(on):  
<10.1mohm@Vgs=10V  
<14.0mohm@Vgs=4.5V  
Id :24A@Vgs=10V

L-side MOS: MDU1511RH  
Rds(on):  
<2.4mohm@Vgs=10V  
<3.3mohm@Vgs=4.5V  
Id :100A@Vgs=10V

-->20130828  
Choke: 0.15UH (Size:7\*7\*4)  
SH00000U300  
Rdc=0.66mohm +-7%  
Heat Rating Current=36A  
Saturation Current=45A



Security Classification			Compal Secret Data		Title
Issued Date	2012/06/19	Deciphered Date	2012/07/31		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					<b>CPU CORE</b>
Size	Custom	Document Number		Rev	0.1
Date:	Wednesday, September 17, 2014	Sheet	49	of	55



CPU LL=2m ohm dedign 22uF \*18, 22uF\*12(un-pop)

Security Classification		Compal Secret Data		Title	
Issued Date		2012/06/19	Deciphered Date	2012/07/31	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Date		Wednesday, September 17, 2014	Sheet 50 of 55
				Rev 0.1	



```
Vboot=Vvref*Rref2/(Rref1+Rref2+Rboot)
Rt=Rrefadj // (Rboot+Rref2)
Vmin= Vvref*[Rref2/(Rref2+Rboot)]*[Rt/(Rref1+Rt)]
Vmax=Vvref*Rref2/[(Rref1//Rrefadj)+Rboot+Rref2]
Vout=Vmin+N*Vstep
Vstep=(Vmax-Vmin)/Nmax
```

$$I_{\text{ripple}} = (19 - 0.9) \cdot 0.9 / (304.89 \text{ Khz} \cdot 0.36 \mu \cdot 19) = 7.811 \text{ A}$$

VGA Chip	N14P-GV	N14P-GV2	N14M-GS	N14M-LP	N14P-LP	N14P-GE	N14P-GS	N14P-GT	N15S-GT	N15V-GM
OpenVReg Configurations	Config B	Config B	Config B	Config B	Config B	Config B	Config B	Config B	Config B	Config C
Rated TDP Power at Tj=102C	18W	25W	18W	13W	18.9W	25W	25.6W	35.5W	18W	18.16W
Boosted GPU Total at Tj=102C	25W	32W	25W	20W	23W	N/A	30W	40W	25W	24.72W
EDP-Continuous at Tj=102C	24A	32A	26A	22A	25A	27A	38A	45A	31A	29.2A
EDP-Peak at Tj=102C	35A	55A	45A	35A	35A	40A	60A	75A	60A	44.3A
Istep max (Evaluation)	15A	27A	25A	20A	14A	12A	31.5A	35A		
OCP Setting Current	42A	66A	54A	42A	42A	48A	72A	90A	72A	54A
Rocset	8.96K	12.45K	10.7K	8.96K	8.96K	9.83K	8.3K	9.39K	13K	10.2K
Recommendation	2phase 1H1L	2phase 1H1L	2phase 1H1L	2phase 1H1L	2phase 1H1L	2phase 1H1L	2phase 1H2L	2phase 1H2L	2phase 1H1L	2phase 1H1L
Polymer Cap (330uF)	6mohm * 2	9mohm * 3	9mohm * 3	6mohm * 2	6mohm * 2	6mohm * 2	6mohm * 3 (L=0.22uH)	4.5mohm * 3 (L=0.15uH)		
Or OSCON (390uF)	10mohm * 3	10mohm * 3	10mohm * 3	10mohm * 3	10mohm * 3	10mohm * 3	NULL	NULL	GT@	GM@

PWM-VID Spec		Contig B	Contig C	Contig D
Vmin		0.6V	0.65V	0.9V
Vmax		1.2V	1.15V	1.15V
Vboot		0.9V	0.9V	1.028V
Voltage step		6.25mV	25mV	12.5mV
N of Voltage level		96	20	20
Rrefadj	PR1209	20K	39K	27K
Rref1	PR1208	20K	30K	7.5K
Rboot	PR1233	2K	3K	0
Rref2=PR1209 +PR1212	PR1209	18K	24K	6.2K
	PR1212	0	3K	1.74K
C	PC1210	2.7nf	1.8nf	5.6nf

Choke: 0.22uH (Size:7\*7\*4)  
Rdc=0.97mohm +-5%  
Heat Rating Current=34A  
Saturation Current=25A

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/06/19	Deciphered Date	2012/07/31	Title	VGA CORE
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				C	1
				Z4DBH/ M/ LA-B731P Schematic	
				Date:	Wednesday, September 17, 2014
				Sheet	51 of 55

## D

## C


B

--	--

A




Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2012/06/19	Deciphered Date	2012/07/31	Title VGA_CORE CAP			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev	
				Custom	Z4DBH M/B LA-B731P	Schematics	
Date:		Wednesday, September 17, 2014		Sheet		52 of 55	





A vertical bar is divided into four segments labeled A, B, C, and D from bottom to top. An arrow points to the boundary between segments B and C.

5		4		3		2		1	
								Date: Wednesday, September 17, 2014 Sheet 54 of 55	



Title		
Power Block		
Size	Document Number	Rev
B	<Doc>	
Date:	Wednesday, September 17, 2014	Sheet 55 of 56







EVT2-->DVT

- 1.Page 40, Add Fan driver IC
- 2.Page 18, Remove Alert of GPU
- 3.Page 37,Update EC version to D
- 4.Page 28,R633,R665,R667,R668,R669,R671,R630,R631 change to 6.2ohm
- 5.Page 28,L15~L18 change to @EMI@
- 6.Page 31,Add RL18 for second source
- 7.Page 35,Add CLP1 and CLP2 for 3G door
- 8.Page 37,R483 change to 15K for EC ID
- 9.Page 29,remove R746~R749,R757~R759
- 10.Page 11, Add CU157 and CU158 for ESD@
- 11.Page 37,Remove JDB1
- 12.Page 27,Add R762
- 13.Page 4,Update CPU BOM option

DVT-->PVT

- 1.Page 35, remove CLP1 and CLP2
- 2.Page 41,U48 change PN to SA00006U300
- 3.Page 18, GPU thermal SMBUS connect change to EC SMBUS\_2
- 4.Page 18,DGPU\_HOLD\_RST# change to Pull-Low
- 5.QA3 and Q23 and Q25 change PN to SB00000PJ00
- 6.Page 36, D37 and D44 change to @ESD@
- 7.Page 37,EC Board ID, R483 change to 20K
- 8.Page 8, RU161 BOM structure change to UMA@
- 9.Page1,change DAZ number to DAZ18000300
- 10.Page 1,LS-A135P change to LS-B734P (Finger Print)
- 11.Page 29,Create X76PAR@ and X76TI@
- 12.Page 4, Add CPU BOM option
- 13.Page ,C520,C522,C523,C524,C525,C526 form SE068330K80 change to SE071330J80
- 14.Page9 ,RU176 change to mount

Title			
<Title>			
Size	Document Number		Rev
A	<Doc>		<RevCode>
Date:	Thursday, September 25, 2014	Sheet	58 of 1